- Added support for devices: PIC16(L)F18424, PIC16(L)F18425, PIC16(L)F18426, PIC16(L)F18444, PIC16(L)F18445, PIC16(L)F18446, PIC16(L)F18455, PIC16(L)F18456
- Fixed WRITECODE/ERASECODE/READCODE on addresses beyond 64K on 18(L)FxxK42
- Fixed ON INTERRUPT for 18(L)FxxK42
- Fixed Assembly header for 12LF1572
- Changed installer based on user feedback
Announcement
Collapse
No announcement yet.
PBP Version History
Collapse
-
Pbp 3.1.3
-
Created by:
Charles Leo
- Published: 07-19-2020, 07:54 AM
Pbp 3.1.3
-
Created by:
-
Pbp 3.1.2
-
Created by:
Charles Leo
- Published: 02-25-2019, 12:51 PM
Pbp 3.1.2
- Fixed bit-compare and bank-select for banks higher than 15 in K42/K83 families
- Fixed compile error when using arrays with 10F3xx
- Fixed HPWM for 16F18313/23, 16F1769
- Changed default #CONFIG for 16(L)F15xxx family to set SOSC pins to normal I/O
- Changed default #CONFIG for 16(L)F171x family to disable ZCD on power up
- Fixed HPWM CCPTMRSx-selection for 18(L)FxxK42
- Fixed PPS and HPWM for 16F161x family
- Fixed missing SFRs in 18LFxxK42 devices
-
Created by:
-
Pbp 3.1.1
-
Created by:
Charles Leo
- Published: 01-02-2018, 06:10 AM
Pbp 3.1.1
- Added support for devices: PIC16(L)F19155, PIC16(L)F19156, PIC16(L)F19175, PIC16(L)F19176, PIC16(L)F19185, PIC16(L)F19186, PIC16(L)F19195, PIC16(L)F19196, PIC16(L)F19197, PIC18(L)F24K42, PIC18(L)F25K42, PIC18(L)F26K42, PIC18(L)F27K42, PIC18(L)F45K42, PIC18(L)F46K42, PIC18(L)F47K42, PIC18(L)F55K42, PIC18(L)F56K42, PIC18(L)F57K42, PIC18(L)F25K83, PIC18(L)F26K83
- Changed default PPS pins for HSER2 commands to avoid accidental ICSP lockout
- Added method to cancel CCP-PPS defaults in devices so
-
Created by:
-
Pbp 3.1.0
-
Created by:
Charles Leo
- Published: 04-26-2017, 09:27 AM
- 0 comments
Pbp 3.1.0
We've classified PBP 3.1 as a major upgrade due to additional assembly-libraries necessary to support Microchip's changes in memory map on their latest devices. The new libraries allow us to continue adding support for the latest 8-bit microcontrollers as they are released.
- Added support for devices: 10(L)F320, 10(L)F322, 16(L)F15313, 16(L)F15323, 16(L)F15324, 16(L)F15325, 16(L)F15344, 16(L)F15355, 16(L)F15356, 16(L)F15375, 16(L)F15376, 16(L)F15385, 16(L)F15386, 16(L)F1773, 16(L)F1776,
-
Created by:
-
Pbp 3.0.10
-
Created by:
Charles Leo
- Published: 02-25-2017, 05:52 AM
- 0 comments
Pbp 3.0.10
PBP 3.0.10 and later requires Windows 7/8/10. Windows XP is no longer supported.
- Fixed bank-boundary vulnerability for LONG array variables
- Fixed SPBRG register names on 16F1824 family
- Fixed READ/WRITE issues for 16(L)F183xx
- Changed default config for 18F87K22 for better results
- Added DAC1CON0/DAC1CON1 SFRs for 12F1571/72
- Added support for 16(L)F18326, 16(L)F18346
-
Created by:
-
Pbp 3.0.9
-
Created by:
Charles Leo
- Published: 05-18-2016, 06:47 AM
- 0 comments
Pbp 3.0.9
- Fixed READ/WRITE errors (missing EEADR>NVADR) for 16F176x
- Fixed RESUME bad-BSR vulnerability in enhanced mid-range families
-
Created by:
-
Pbp 3.0.8
-
Created by:
Charles Leo
- Published: 06-03-2015, 05:52 AM
- 0 comments
Pbp 3.0.8
- Added support for devices: 16(L)F1454, 16(L)F1458, 16(L)F1459, 12(L)F1571, 16(L)F1572,16(L)F1574, 16(L)F1575,16(L)F1578, 16(L)F1579, 12(L)F1612, 16(L)F1613, 16(L)F1614, 16(L)F1615, 16(L)F1618, 16(L)F1619, 16(L)F1703, 16(L)F1704, 16(L)F1705, 16(L)F1707, 16(L)F1708, 16(L)F1709, 16(L)F1713, 16(L)F1716, 16(L)F1717, 16(L)F1718, 16(L)F1719, 16(L)F1764, 16(L)F1765, 16(L)F1768, 16(L)F1769, 16LF1554, 16LF1559, 16(L)F18313*, 16(L)F18323*, 16(L)F18325*, 16(L)F18345*, 16F753, 16HV753, 18F97J94, 18F8
-
Created by:
-
Pbp 3.0.7
- Published: 04-30-2013, 04:16 PM
- 0 comments
Pbp 3.0.7
- Suppressed assembler message (303) for Enhanced Mid-Range families
- Increased path and filename limit for MCSPX ICD
- Replaced deprecated __CONFIG directives for PIC18
- Fixed bug in LOOKUP2?TCLW macro for PIC18
- Added support for devices: PIC12LF1552, 16F527, 16(L)F1784, 16(L)F1786, 16(L)F1787, 16(L)F1788, 16(L)F1789, 18(L)F24K50, 18(L)F25K50, 18(L)F45K50
-
Pbp 3.0.6
- Published: 06-21-2012, 10:26 AM
- 0 comments
Pbp 3.0.6
- Fixed HPWM defines for 12F1501
- Fixed SFR list for 12F1501, 16F1503, 16F1507
- Removed "W" from SFR list for all devices
- Fixed PIC18 BANK15 SFR-access for HSER2 and HPWM commands
-
Pbp 3.0.5
- Published: 03-19-2012, 10:01 AM
- 0 comments
Pbp 3.0.5
- Fixed WRITECODE block size for 16(L)F1826/1827
- Fixed configuration defaults for 12(L)F752 to match MPASM 5.44
- Legacy SFR names restored for many devices
- New Parts: 12F1501, 16F1503, 16F1508, 16F1509, 16F1512, 16F1513
There are no articles in this category.
Please log in to your account to view your subscribed posts.
Categories
Collapse
Article Tags
Collapse
There are no tags yet.
Latest Articles
Collapse
-
by Charles Leo
- Added support for devices: PIC16(L)F18424, PIC16(L)F18425, PIC16(L)F18426, PIC16(L)F18444, PIC16(L)F18445, PIC16(L)F18446, PIC16(L)F18455, PIC16(L)F18456
- Fixed WRITECODE/ERASECODE/READCODE on addresses beyond 64K on 18(L)FxxK42
- Fixed ON INTERRUPT for 18(L)FxxK42
- Fixed Assembly header for 12LF1572
- Changed installer based on user feedback
-
Channel: PBP Version History
07-19-2020, 07:54 AM -
by Charles Leo
- Fixed bit-compare and bank-select for banks higher than 15 in K42/K83 families
- Fixed compile error when using arrays with 10F3xx
- Fixed HPWM for 16F18313/23, 16F1769
- Changed default #CONFIG for 16(L)F15xxx family to set SOSC pins to normal I/O
- Changed default #CONFIG for 16(L)F171x family to disable ZCD on power up
- Fixed HPWM CCPTMRSx-selection for 18(L)FxxK42
- Fixed PPS and HPWM for 16F161x family
- Fixed missing SFRs in 18LFxxK42 devices
-
Channel: PBP Version History
02-25-2019, 12:51 PM -
by Charles Leo
- Added support for devices: PIC16(L)F19155, PIC16(L)F19156, PIC16(L)F19175, PIC16(L)F19176, PIC16(L)F19185, PIC16(L)F19186, PIC16(L)F19195, PIC16(L)F19196, PIC16(L)F19197, PIC18(L)F24K42, PIC18(L)F25K42, PIC18(L)F26K42, PIC18(L)F27K42, PIC18(L)F45K42, PIC18(L)F46K42, PIC18(L)F47K42, PIC18(L)F55K42, PIC18(L)F56K42, PIC18(L)F57K42, PIC18(L)F25K83, PIC18(L)F26K83
- Changed default PPS pins for HSER2 commands to avoid accidental ICSP lockout
- Added method to cancel CCP-PPS defaults in devices so
-
Channel: PBP Version History
01-02-2018, 06:08 AM -
by Charles LeoWe've classified PBP 3.1 as a major upgrade due to additional assembly-libraries necessary to support Microchip's changes in memory map on their latest devices. The new libraries allow us to continue adding support for the latest 8-bit microcontrollers as they are released.
- Added support for devices: 10(L)F320, 10(L)F322, 16(L)F15313, 16(L)F15323, 16(L)F15324, 16(L)F15325, 16(L)F15344, 16(L)F15355, 16(L)F15356, 16(L)F15375, 16(L)F15376, 16(L)F15385, 16(L)F15386, 16(L)F1773, 16(L)F1776,
-
Channel: PBP Version History
04-26-2017, 09:27 AM -
by Charles LeoPBP 3.0.10 and later requires Windows 7/8/10. Windows XP is no longer supported.
- Fixed bank-boundary vulnerability for LONG array variables
- Fixed SPBRG register names on 16F1824 family
- Fixed READ/WRITE issues for 16(L)F183xx
- Changed default config for 18F87K22 for better results
- Added DAC1CON0/DAC1CON1 SFRs for 12F1571/72
- Added support for 16(L)F18326, 16(L)F18346
-
Channel: PBP Version History
02-25-2017, 05:52 AM -
by Charles Leo
- Fixed READ/WRITE errors (missing EEADR>NVADR) for 16F176x
- Fixed RESUME bad-BSR vulnerability in enhanced mid-range families
-
Channel: PBP Version History
02-25-2017, 05:47 AM